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A Comparative Study on the Performances of 
the Boost PFC Circuit 
M .  12. Sdiid, N. A. hli aiid N. I). Muhainmad 
A/rstrrrcl-- 1'01vcr Factor Cirrt-cctioii (PPC) circuit using Iloost 
cnnvcr'ter lnr low 1)nwcr alililicaiions arc tlcvclolictl aiitl :iiialyzctl 
iii this work. Avcr'njic currciit motlc colitid is utilizetl iii tliis 
wurlc lo  coiilrol tlic circuit iri ltic elosctt loop s y ~ l e i i t .  Siiiiu1:itiotr is 
tloiie for tlic h o s t  PPC circuit i o  valithlc l l ic ~lc~igiietl 
pmivictcrs. Viirtliwiiiorc, :III cxpcririiciit;il circuit is ( l c v ~ l ~ ~ p ~ t l  to 
verify rntl compare tlie rcsrilts with tlic siitiiilntioii. 'IIie frcqiicncy 
spcctriim of tlic iiiput crirrciit is tticii coiiil):iretl with tlic 
ENIIIICG1000-2-3 Stnl1dnrd 011 I l i~rtiloliic Distortioir. The 
t1yn:iriiic rcs~iniise of the iiq)ut ciiri'crit arid output voltage arc 
clisriisscs :IS wcll. A 50UW oiitptit load is first clioscii to 
illiistralc the p c r f o r ~ ~ i ~ i ~ c c s  of tlic circiiit. Scveral vrlucs 01' 
oiitlnit lnntl and inpat voltngc woriltl concliiclc the overnll 
perforinaiicc of tlic circuit. 
I i r h x  7krrii.v- Boost coiivcrtcr, PFC circuit, powcr qiiallty, 
tiariiionic, IEC Stniidsrd. 
1. INTRODUCTION 
owcr Eiectroiiics is otic of thc arcas, wliich shows a rapid P developinetit and improveinenl in its tcchuology. A wide 
range utilization or its circuit in  the real application system; 
iianicly in  lighting circuit (electronic ballast), power amplifier, 
personal coniputers, backup power supply (UPS) and motor 
drives; wcrc thc main co~ilribulion to i t s  popularity. hi 
addition, the atlvanccment of the switching deviccs has led to 
tlie improvement of power electroiiic tcchology as well [I]. 
Nevcrtheless, these power clectrooic circuits havc several 
drawbacks. For example, it is a well-known fact that most 
equip-" requited ai l  AC to DC cotiversion from the AC 
mains supply. lliis conversion ~iormally rcquil-ed a filter in 
order fn nblaiii low ripple voltage and for that purpose, a bulk 
capacitor i s  used. The combiliation o r  AC to DC converter 
(rcctificr), bulk capacitor and passive load (purcly rcsislive or 
resistive-inductive load) would cieate a so-called lion-linear 
load. This non-linear load would nonilally generate a high- 
pulsating input currcnt froin the riiaiiis w ih  non-siiiusoidat 
waveroriii as shown in Fig. 1 aiid it's contains IOW orclcr 
harmonic current. These low-order harmonic current would 
scvcrcly distort the m a i n s  voltagc at point of c o n "  
coupling, ovcrlicalirig al soiiic p r h x l n r  clcvicc, crcale tioisc 
and reduce the powcr liiie reliability arid capability in 
providing cncrgy [2]. The total hariiionic distortion of the 
input current ('rl-lDi) is 202.35'%. Most counlries disallowed 
the usagc of this low powcr quality due to iis i~icompliance to 
the International BN/lEC 61.000-3-2 S k " r d  on 1 lai.iiionic 
coiitctit. 'I'he inconipliaiice of the iiiptil cuIIcnt liariuoiiic aiid 
tlrc IEC stniidard is depicicrl i i i  I'ig.2 
Several approaches havc bceii proposcd in ordel 10 catcr 
with thc above-mentiorled problems. Activc Power Factor 
Correction (PFC) circuit is oiie of the most suilablc solutions 
that can reducc the effect of high-piilsatiilg input current 
gcncralcd by tlic non-linear load. Tliis PFC circuit works wcll 
in low power application tlirrt is liandliiig powm below 100kW. 
The previous work [3,4] iiicntioned that ainoiig various lypes 
of I'PC circuit, it could be concluded that Uoost type PIC 
shows bctter pcrforinarice in  terms of cfficicncy, power Pador, 
tola1 harmonic distorlion of current (TITI&) and gate drive 
circuil simplicity. 
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Parameters 
Output Power, Po 
Line Frequency 
Input voltage, V, ,RMSI 
Regulated Output Voltage, V, 
Output Voltage ripple 
Current Mode ODeration 
In this paper, a study is carried out to emphasize on the 
performances of the circuit in terms of several aspects 
mentioned above. The PFC circuit is initially simulated in 
order to verify the selected design parameters. Validation of 
the PFC circuit is proves by consQucting the experimental 
circuit. The input current is then compared with the 
international ENfiEC61000-2-3 Standard on Harmonic 
Distortion. Analysis is carried out with different loads and 
input voltage values. The dynamic response of the input 
current and output voltage is monitored as well. 
Value 
600W 
50 Hz 
160-240 V R M ~  
390VK 
< 4% 
CCM 
11. BOOST PFC CIRCUIT DESIGN 
In power eIectronics circuit, the whole system design is 
determined by the selection of the circuit specifications. For 
Boost PFC circuit, the main specikcations are mentioned in 
terms of output power, input voltage, output voltage and its 
ripple, operation of the current mode (whether continuous or 
discontinuous), switching frequency and desired efficiency as 
represented in Table I. The overall circuit design can be 
divided into two main groups namely Power Circuit design and 
Controller Ckcuit design. Fig 3 shows the circuit diagram for 
the Boost PFC circuit consists of the power circuit part and the 
controller circuit part. 
TABLE I 
Boost PFC Circuit Specifications 
~ ~~ 
Switching Frequency, fs 6OkHz 
Desired Efficiency, q I 99% 
00057 CIRCUIT 
I 14 
U 
Current EA 1 '  E+ 
voltage &A + vre 
Fig. 3. Boost PFC circuit diagram 
A .  Power Circuit Design 
Power circuit consists of all high power ratings components 
and devices. In order to design the power circuit, the value of 
each component will be determined such as inductor value and 
its design procedures, output capacitor value, input capacitor, 
inductor current sense resistor and the current flow through 
switch. Besides that, the design of each power component 
wodd be strongly affected by the switching frequency. Higher 
switching fkequency would reduce the size of each components 
but the drawback is increasing in power losses due to 
switching losses. 
Firstly, the value of the inductor would be calculated based 
on the design specifications. The inductorhnput peak current is 
obtained from the equation on the efficiency o f  the circuit, 
which is 
and solved for I&, where Vb is peak inductorhnput voltage . 
All the variables in (1) are calculated based on worst-case 
condition for the maximum output power and minimum input 
peak voltage. The inductor value is determined by calculating 
the minimurn inductor value IS], whch is 
where AI- is the maxi" ripple inductor current. 
From (Z), it can be seen that the minimum inductor value, 
L-,, is actually a function of input peak voltage, (VL,,). The 
upper equation is used when the input peak voltage is less than 
or equal to V d 2  while the lower equation is used when the 
input peak voltage greater than Vd2.  The maximum ripple 
inductor current, (AI-], is obtained based on the requirement 
of the current operation, which is Continuous Conduction 
Mode (CCM) or Discontinuous Conduction Mode (DCM. If 
the value of AIIL" is smaller than 2-ILp, then the circuit will 
operate in CCM and vice versa. 
Choosing inductor ripple current to be less than 50% of the 
peak inductor current would ensure operation in CCM. Using 
(Z), with input peak voltage, V b ,  ranging between lOOV to 
340V a graph is plotted to get the minimum value of the 
inductor as depicted in Fig. 4 below. From Fig. 4, it can be 
seen that the inductor value must be selected greater than 
480pH. The inductor is then constructed according to the 
design procedures in [6] using the appropriately ratings and 
values of the circuit. 
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Fig. 4. Minimum inductance as a function of input peak voltage. V,, 
The next important thing in designing the power circuit part 
is the value of the input and output capacitors. The input 
capacitor wuuId specifically used to filter the high frequency 
current gencrated by the switch at the converter, from being 
fed back to the mains. This is vital in order to obtain IOW 
ripple input current. For the output part, the output capacitor is 
used to reduce the output voltage ripple. However, the effect 
of the output capacitor to reduce the output ripple voltage is 
not significant due to' the existence of the voltage feedback 
loop. The operation of thc voltage fccdback loop would bc 
discussed in the Controller Circuit Design part. The selection 
of power senuconductor switches ratings must be considered 
as well to avoid damages to tlic swttchcs ifsclf. Appropriate 
selection would ensure the power semiconductor switches to 
withstand the voltage and current flow though it. 
B. Coi i t rder  Circuit Design 
Average current mode control is utitized as a feedback 
control method in this circuit. In designing the control 
parameters, the most critical part is in determining the poles 
and zeros placement of the current and voltage loop. In this 
circuit, the current loop is used to regulate the input current to 
be near sinusoidal and in phase with the input voltage. Besides 
that, it must ensure a good dynamic response of the input 
current for sudden changes in the input voltage or output load. 
'The voltage loop would regulate the output voltage at a 
constant value and it must ensure the dynamic response of the 
output voltage is good enough for any disturbances in the 
system. 
Referring to Fig. 3, it can be seen that both the current and 
voltage loop are actually using the same error amplifier and 
compensator circuit. However, the placement of the pole and 
zero (i.e. the value of CI, C2, RI and R2) are differed to each 
other. The error amplifier's transfer function with the 
compensator as depicted in Fig. 5 is as follows, 
Fig. 5. Error amplifier with compensator I .  
Equation (3) shows that the error amplifier circuits consist of 
one pole (up), one zero (wz) and an integrator (Ih). Nomially, 
the zero would be placed Iower than half of the switching 
frequency in order to ensure that the input current (current 
loop) is stablc. in addition, h c  intcgt-alor and t l ~ c  polc would 
eliminate the steady state error and high frequency noise i n  the 
circuit respectively. 
In designing the feedback controller, thc cui.rcnl loop would 
operate at higher bandwidth compare with voltage loop in 
order to ensure better and faster dynamic response of the input 
current [7]. This high bandwidth can be achieved by letting the 
cutoff frequency located at higher frequency. I n  addition, the 
cutoff frequency of h e  current loop is determined by the 
current error amplifier gain and the control to input gain 
derived in [8]. The maximum currcnt error anrplifier gain Is, 
and the control to input gain is, 
(4) 
where, Vs is the peak voltage of the triangular wave, fs is the 
switching frequency, L is the inductor, Vo i s  the output voltage 
and Rs is the sense resistor. It is k n o w  that (he overall gain is 
zero at cutoff frequency, and it can be presented as, 
2Olog(G,G,) = 0 (6) 
Then solving for GcAGc,, 
Gc4Gc: = 1 (7) 
To obtain the overall gain of the circuit, equation (4) and (5) is 
substituted to (7). Equating s = 2nfc in ( 5 ) ,  the cutoff 
frequency, fc for current loop is set to f&7r The zero must be 
placed at frequency lower than fs, which is at haIf of the 
switching frequency while the pole is placed at frequency 
higher than fs, which is at three times switching frequency. 
In voltage loop design, the same error amplifier circuit 
with compensator is used but the pole and zero placemcnts 
differ with the current loop. The aim of the voltage loop design 
is to regulate the output voltage at certain fixed value with 
large bandwidth. It must not as well filter thc sccond IiarInonic 
components (at 100Hz) in order to avoid input current 
distortion. For a resistive load, the zero is placed at the control 
to output transfer function pole, which is at 2/(Rt.Co,s,) where 
R L  is the load resistor. value and CouI is the output bulk 
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capacitor. The .crossover frequency, fc. for the current loop is 
choosed at, 
f line 
< f , < -  
2 
(3.29) 
where is the possible "um RMS input voltage, 
V,, is the possible m a x i "  RMS input voltage and fhe is 
the frequency of input voltage. 
ID. SIMULATION AND EXPERIMENTAL RESULTS 
The Boost PFC circuit is constructed based on the designed 
parameter value and circuit specification mentioned in Table 1 
and Section 11. Prior to that, simulation is done in order to 
study the behaviors of the circuit and thus will increase the 
understanding of the circuit. The same situation is done in this 
work, which is mainly used to study the behavior o f  the input 
current, output voltage and other important parameters. Two 
types of circuit model are developed in this work namely the 
average model and the switch model. 
Actually, the switch model (sometimes called cycle-by-cycle 
model) is performed by real device model having non-linearity 
characteristics, which may lead to convergence problems, This 
type of model shows detail results on each switching cycles 
and thus the overall simulation times is long due to large 
computational points. In average model, the device models are 
simplified. Thus, the non-linearity effect is eliminated which 
results in faster simulation times. Both models are developed 
in this work using PSpice. Fig 6 shows the results on output 
voltage, and input current waveform with respect to input line 
voltage for a 400W output power. Both model shows 
reasonable results and resemble to each other. Thus, it 
validates the designed parameter of the Boost PFC circuit. 
m s  ark. 3&r 33bn. &. SSO, 
Tms 
01) 
Fig. 6: The waveforms for input voltage, input current and output voltage 
based on simutation (a) averaged model (b) switch model. 
Comparison between the simulation and experimental 
results for voltage and input current waveform are depicted in 
Fig 7 (a) and @), for 240Vrms input and 500W output power. 
It can be seen that the current waveform of the simulation 
result and the experimental result are near a sinusoidal 
waveform with small distortion. The simulation and 
experimental current waveforms show reasonable relation. 
Pig 8 shows the lkequency spectrum of the current 
waveform based on the simulation and the experimental result. 
4 0 0  , I 
.,.-l,,*:..om.-l 
(b) 
Fig 7: Input Voltage and Current waveform for 240Vm input voltage and 
500W output power; (a) simulation result, @) experimental result. 
- I  
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I -  - 
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Notice that the sjmulation results are shown in terms of peak 
cwi ent while the experimental results (measured from the 
oscilloscopil) are shown in te rm of RMS currcnt. I t  can be 
seeii that the low order harmonic contents (3rd, 5th, 7th and so 
on) arc suppressed and some of  them are eliminated. 
Thc harmonic coiltent fnr the input cuirent:%re then 
coinpared with the Class A, IEC61000-3-2 Standard as shown 
in  Fig. 9. From the figure, the eritire hannonic content up to 
29th order. complies with the standard. 
f I 
-B- IECStandard 
+Input current 1-1 
* lnpul Cunml (Sim) 
3 . A- I 
Fig 9. Coniparison of the input current (for 24OVmis. 500W) with 
IliCfi 1000-3-2 Standard 
In  Fig. 10, the resiilts show the dynamic response of the 
iiiput current and output voltage waveform when a step load 
change from 200W to 400W is applied. In the simulation and 
experimcntal results, the output voltage is drops but starts 10 
recover after one cycle and then maintains the output voltage 
at 390Vdc. ’I‘he input current far both results maintains the 
sinusoidal wave shape as well. 
~-~ ~ 4 5 0  1 .-I”:I---: ..___ c.,-; ‘6;”,%-.-- .,-I 
3 0  35 4 0  4 5  5 0  5 5  6 0  
T i m e  .. . 
(b) 
Fig. 10 h p u l  Current and Output Voltage waveform for when the output 
piiwcr chmgc from 2OOW 10 4flOW; (a) simulation rcsull, (b) expcriniciilal 
result 
The performances of the Boost PFC circuit for all the 
conditions that have been discussed above are represented in 
Table 11. The performances of the rectifier without PFC circuit 
(Wio PFC)’ are represented as well for comparison purposes. 
It-can be seen that for the same itiput voltage and ourpiit power 
(240Vrms, 300W), the Total Hamionic Distorlion (I’IID) of 
the current are improves from 107% to 13.94% while the 
power factor improves from 0.654 to 0.979. Besides that, the 
THD of the input voItage, the efficiency iniproves to 89% and 
the output voltage ripple improves as well. For higher output 
power, which is at 500W, the current THD is the best at 
11.61% while the power factor is 0.991. Lower output power 
however shows slightly better efficiency and much better 
output voltage ripple. 
TABLE II 
Performaiices of the Boost PFC circuit 
WloPFC I With PFC 
240V, I 240V, I 240V, I 190V, 
I m w  I mow 1 snow I 3oow 
~ ~~ ~ 
current THD I 107%- I 13+940/, I 11.61% I 18.47% 
Power Factor 1 0.654 I 0.979 ! 0.991 0.983 
VoItageTHD 1 4.9% I 2.3% I 2.4% I 2.G% 
Efficiency I G5.55% I 89% I 88.6% I 89% 
Vo rippIe 1 22 V 1 8.6V 1 14V 1 8.6V 
Iv. CONCLUSIONS 
The theory of Roost Power Factor Correction (PFC) circuit 
as the best solution for the above-mentioned problems that 
arises in power electronic converters has been discussed. ‘l‘tie 
results show that the Boost PFC circuit has the capability to 
reshape the input current to near a sinusoidal waveform, 
improve the power factor up to 0.99, improve the efficiency of 
the circuit, improve the Total Harnionic Distortion (V ID) of 
the input current and voltage, reduce the output voltage ripple 
and comply with the IEU6i000-3-2 Standard on Hannonic 
Distortion. 
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